

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/763,693	01/23/2004	Nicholas Holian	200312299-1	7674
	7590 03/07/200 CKARD COMPANY	EXAMINER		
P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			WILSON, ÝOLANDA L	
			ART UNIT	PAPER NUMBER
			2113	
·				
SHORTENED STATUTORY	PERIOD OF RESPONSE	· MAIL DATE	DELIVERY MODE	
3 MONTHS		03/07/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)
	10/763,693	HOLIAN ET AL.
Office Action Summary	Examiner	Art Unit
	Yolanda L. Wilson	2113
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from to cause the application to become ABANDONE	lely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status		
 1) Responsive to communication(s) filed on 21 D 2a) This action is FINAL. 2b) This 3) Since this application is in condition for alloward closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
4) ☐ Claim(s) 1-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-17,20-22 is/are rejected. 7) ☐ Claim(s) 18 and 19 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	wn from consideration.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 11.	epted or b) objected to by the lidrawing(s) be held in abeyance. See tion is required if the drawing(s) is ob	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		,
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	4) ☐ Interview Summary Paper No(s)/Mail D 5) ☐ Notice of Informal F	ate
Paper No(s)/Mail Date	6) Other:	

Art Unit: 2113

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-8,10-22 are rejected under 35 U.S.C. 102(b) as being anticipated by IBM Disclosure (NB9406439). As per claim 1, IBM Disclosure discloses a plurality of memory circuits; a plurality of data lines coupled to the plurality of memory circuits, the plurality of data lines transfer data to and from the plurality of memory circuits; a switching device coupled to at least one of the plurality of data lines, the switching device attached to the outer surface of one of the plurality of memory circuits; and wherein the switching device selectively operates to simulate a hardware error on at least one of the plurality of data lines based on an input signal from a control logic external to the memory module on page 1. The switching device is the memory interposer. Control logic is the fault injection software from the host system.
- 3. As per claim 2, IBM Disclosure discloses wherein the memory circuits are packaged memory circuits, and wherein the switching device is attached to an outer surface of the package of one of the plurality of memory circuits on page 1, "Disclosed... SIMM memory module without modification."

Art Unit: 2113

4. As per claim 3, IBM Disclosure discloses wherein the switching device electrically floats the at least one of the plurality of data lines on page 1, "Address inputs...inverted."

Page 3

- 5. As per claim 4, IBM Disclosure discloses wherein the switching device drives the at least one of the plurality of data lines to a high voltage level on page 1, "Address inputs...inverted."
- 6. As per claim 5, IBM Disclosure discloses wherein the switching device drives the at least one of the plurality of data lines to a low voltage level on page 1, "Address inputs...inverted."
- 7. As per claim 6, IBM Disclosure discloses receiving a request by a control logic to simulate a hardware error on a data line of a memory module; and simulating the hardware error on the data line by a switching unit on the memory module on page 1. The switching device is the memory interposer. Control logic is the fault injection software from the host system.
- 8. As per claim 7, Abramov et al. discloses sending instructions to inject the error to the control logic from an application executing in a computer system coupled to the memory module on page 1.
- 9. As per claim 8, Abramov et al. discloses sending the instructions on a communication bus on page 1.
- 10. Claims 20-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Abramov et al. (USPN 6327676B1).
- 11. As per claim 20, Abramov et al. discloses a plurality of means for storing data, wherein at least one of the means for storing data is integrated with a means for driving

Art Unit: 2113

a simulated hardware error; a plurality of means for transferring data to and from the plurality of means for storing data; and wherein the means for driving is operable to one of drive a voltage and electrically float at least one of the plurality of means for transferring data in column 4, lines 28-35 and in column 8, line 66 – column 9, line 10. The switching device is the test equipment.

- 12. As per claim 21, Abramov et al. discloses wherein the means for driving applies a voltage based on a request from a software application in column 4, lines 28-35 and in column 8, line 66 column 9, line 10.
- 13. As per claim 22, Abramov et al. discloses wherein the means for driving further comprises a means for interfacing with a communications bus in column 4, lines 28-35 and in column 8, line 66 column 9, line 10.

Claim Rejections - 35 USC § 102

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

- 14. Claims 14-22 are rejected under 35 U.S.C. 102(e) as being anticipated by Berry, Jr. et al. (US Publication Number 20040187051A1).
- 15. As per claim 14, Berry Jr. et al. discloses a central processing unit (CPU); a memory coupled to the CPU; and control logic coupled to the memory and to the CPU, the control logic operable by the CPU to enable operation of a switching device coupled to a memory module to simulate a hardware error in the memory module; wherein the

Art Unit: 2113

switching device and the memory module are both physically located inside the system on page 1, paragraph 0011 and page 5, paragraph 0048.

16.

Claim Rejections - 35 USC § 103

- 17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 18. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over IBM Disclosure in view of Webopedia. As per claim 9, IBM Disclosure fails to explicitly state sending the instructions on an inter-integrated circuits (I2C) communications bus.

Webopedia discloses this limitation on page 1.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to send the instructions on an inter-integrated circuits (I2C) communications bus. A person of ordinary skill in the art would have been motivated to send the instructions on an inter-integrated circuits (I2C) communications bus because the I2C bus is used to connect devices to be used in a computer system.

- 19. Claims 10-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over IBM Disclosure in view of IBM Disclosure (NN9210142).
- 20. As per claim 10, IBM Disclosure fails to explicitly state wherein simulating the hardware error comprises driving a high voltage on the data line in the memory module to simulate a stuck-at-1 hardware error.

Art Unit: 2113

IBM Disclosure (NN9210142) discloses this limitation on page 1.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have simulating the hardware error comprises driving a high voltage on the data line in the memory module to simulate a stuck-at-1 hardware error. A person of ordinary skill in the art would have been motivated to have simulating the hardware error comprises driving a high voltage on the data line in the memory module to simulate a stuck-at-1 hardware error because simulating this type of error determines whether or not the system can detect this type of error.

21. As per claim 11, IBM Disclosure fails to explicitly state wherein simulating the hardware error comprises electrically floating a data line in the memory module to simulate a stuck-open hardware error.

IBM Disclosure (NN9210142) discloses this limitation on page 1.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have simulating the hardware error comprises electrically floating a data line in the memory module to simulate a stuck-open hardware error. A person of ordinary skill in the art would have been motivated to have simulating the hardware error comprises electrically floating a data line in the memory module to simulate a stuck-open hardware error because simulating this type of error determines whether or not the system can detect this type of error.

22. As per claim 12, IBM Disclosure fails to explicitly state wherein simulating the hardware error comprises electrically grounding the data line in the memory module to simulate a stuck-at-0 fault.

Art Unit: 2113

IBM Disclosure (NN9210142) discloses this limitation on page 1.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have simulating the hardware error comprises electrically grounding the data line in the memory module to simulate a stuck-at-0 fault. A person of ordinary skill in the art would have been motivated to have simulating the hardware error comprises electrically grounding the data line in the memory module to simulate a stuck-at-0 fault because simulating this type of error determines whether or not the system can detect this type of error.

23. As per claim 13, IBM Disclosure fails to explicitly state wherein simulating the hardware error comprises simulating a hardware error for a predetermined amount of time, the simulated hardware error being one selected from the group consisting of a stuck-at-1 hardware error, a stuck-at-0 hardware error, and a stuck-open hardware error.

IBM Disclosure (NN9210142) discloses this limitation on page 1.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have simulating the hardware error comprises simulating a hardware error for a predetermined amount of time, the simulated hardware error being one selected from the group consisting of a stuck-at-1 hardware error, a stuck-at-0 hardware error, and a stuck-open hardware error. A person of ordinary skill in the art would have been motivated to have simulating the hardware error comprises simulating a hardware error for a predetermined amount of time, the simulated hardware error being one selected from the group consisting of a stuck-at-1

hardware error, a stuck-at-0 hardware error, and a stuck-open hardware error because simulating this type of error determines whether or not the system can detect this type of error.

- 24. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Berry Jr. et al. in view of IBM Disclosure (NB9406439).
- 25. As per claim 15, Berry Jr: et al. discloses wherein the switching device is operable to apply a high voltage level to a data line in the memory module.

IBM Disclosure (NB 9406439) discloses this limitation on page 1, "Address inputs...inverted."

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the switching device is operable to apply a high voltage level to a data line in the memory module. A person of ordinary skill in the art would have been motivated to have the switching device is operable to apply a high voltage level to a data line in the memory module because simulating this type of error determines whether or not the system can detect this type of error.

26. As per claim 16, Berry Jr. et al. fails to explicitly state wherein the switching device is operable to apply a low voltage level to a data line in the memory module.

IBM Disclosure (NB 9406439) discloses this limitation on page 1, "Address inputs...inverted."

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the switching device is operable to apply a low voltage level to a data line in the memory module. A person of ordinary skill in the art

Art Unit: 2113

would have been motivated to have the switching device is operable to apply a low voltage level to a data line in the memory module because simulating this type of error determines whether or not the system can detect this type of error.

27. As per claim 17, Berry Jr. et al. fails to explicitly state wherein the switching device electrically floats a data line in the memory module.

IBM Disclosure (NB 9406439) discloses this limitation on page 1, "Address inputs...inverted."

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the switching device electrically floats a data line in the memory module. A person of ordinary skill in the art would have been motivated to have the switching device electrically floats a data line in the memory module because simulating this type of error determines whether or not the system can detect this type of error.

Claim Objections

- 28. Claims 18,19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 29. Claim 2 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Both claim 1 and claim 2 have the switching device attached to an outer surface of the memory circuits.

Art Unit: 2113

Claim Rejections - 35 USC § 112

30. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

31. Claim 1 recites the limitation "the outer surface". There is insufficient antecedent basis for this limitation in the claim.

Response to Arguments

- 32. Applicant's arguments with respect to claims 1-5,14-19 have been considered but are most in view of the new ground(s) of rejection.
- 33. Applicant's argument with respect to claims 6-13 have been considered and a new reference has been found to reject the above disclosed claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yolanda L. Wilson whose telephone number is (571) 272-3653. The examiner can normally be reached on M-F (7:30-4:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2113

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Yolanda L Wilson Examiner

Art Unit 2113